C harge trapping (CT) memory devices, where the information is stored in localized traps in thin dielectrics, such as Si 3 N 4 , are currently considered promising candidates to substitute the standard floating gate concept beyond the 16 nm technology node and to enable three-dimensional (3D) integration. 1, 2) Promising results have already been reported, especially for the TaN/Al 2 O 3 / Si 3 N 4 /SiO 2 /Si (TANOS) stack, [2] [3] [4] but the introduction of high-dielectric-constant (high-k) oxides as trapping layer alternative to Si 3 N 4 could further improve the device performance in terms of trapping efficiency and equivalent oxide thickness (EOT) scaling. 1, [5] [6] [7] Indeed, the trapping efficiency of Si 3 N 4 decreases with film thickness, 8) posing a limit to the further scaling of the nitride layer below 4 nm. It is also worth noting that in TANOS devices, the use of a high-work-function metal gate (such as TaN) and high-k oxides (such as Al 2 O 3 ) as blocking layers represent consolidated solutions to improve program/erase efficiency and limit erase saturation with respect to Si/SiO 2 /Si 3 N 4 / SiO 2 /Si devices. 2) In particular, crystallized Al 2 O 3 is the material providing the best compromise in terms of k-value ($9, higher than that of SiO 2 ), low trap-assisted tunnelling (TAT) leakage current through the blocking oxide, and reasonably large band gap and high conduction band offset (CBO $ 2:5 eV) with respect to silicon. 3, 9, 10) However, given the high temperature (!900 C) required to achieve crystalline Al 2 O 3 , the investigation of Al 2 O 3 /high-k/SiO 2 oxide multilayer properties and thermal stability as a function of high temperature treatments is of high interest for TANOS-like applications.
In this work, we investigate the charge trapping properties of HfO 2 single layers (k $ 16) deposited by atomic layer deposition (ALD) and integrated in a TaN/Al 2 O 3 /HfO 2 / SiO 2 /Si (TAHOS) structure by combining physical analyses, electrical characterization of memory capacitors, and modelling of programming transients, as a function of HfO 2 thickness (t HfO2 ) and postdeposition annealing (PDA) temperature in the 900-1100 C range. By controlling and understanding the effects of t HfO2 and diffusion phenomena in the stack, we demonstrate the superior characteristics of HfO 2 , which exhibits better charge trapping properties than Si 3 N 4 , without using engineered trapping layers. 5) TAHOS stacks are composed of a 4. À4 cm 2 ). The metal gate underwent PDA at 900 C in N 2 plus forming gas annealing at 400 C. A reference TANOS capacitor (6 nm Si 3 N 4 ) was also fabricated.
11)
The structural and chemical properties of oxide multilayer stacks were characterized by X-ray reflectivity (XRR), grazing-incidence X-ray diffraction (GIXRD), and time of flight secondary ion mass spectrometry (ToF-SIMS) analyses. The XRR data and corresponding fit [ Fig. 1(a) and Table I ] after high-temperature PDA are consistent with its crystallization in the phase. 9, 10) It is worth noting that while 900 C is the onset temperature of Al 2 O 3 crystallization, only PDA ! 1000 C leads to full Al 2 O 3 crystallization and better electrical characteristics. 3, 6) Concerning the HfO 2 trapping layer, the results of GIXRD analyses in Fig. 1(b) show that the as-deposited 6 nm film is amorphous, whereas layers with thickness ! 10 nm are already crystallized in a mixture of monoclinic and orthorhombic phases. PDA at 900 C leads to the crystallization of the 6 nm HfO 2 ; for all stacks, the increase in PDA temperature leads to an increase in the monoclinic component. ToF-SIMS analyses were further performed in order to verify the chemical composition of the stack (Fig. 2) . Each oxide layer is uniform throughout the film thickness, and the trilayer structure, evident in the asdeposited stack, is preserved for all PDAs without significant intermixing, in agreement with XRR data and fitting. On the other hand, changes in the tail observed in the ToF-SIMS profiles in Fig. 2(a) as a function of PDA indicate that diffusion phenomena took place during the thermal treatments. In particular, for PDA above 1030 C, Al diffusion into HfO 2 , and Hf diffusion into Al 2 O 3 is revealed, being stronger for 1100 C [ Fig. 2(a) ]. At the latter temperature, Si diffusion into HfO 2 and Al 2 O 3 also takes place [ Fig. 2(c) ]. The consequent incorporation of dopant atoms in the charge trapping or blocking layers could affect the electrical properties and deserves careful consideration. Although quantitative information cannot be addressed from our ToF-SIMS data, we analysed the variation of the AlO/ 18 O signal intensity ratio close to the HfO 2 /SiO 2 interface [ Fig. 2(b) ], using the as-deposited stack as a reference, to have more insight in the Al diffusion into the charge trapping layer. For the 16 nm films almost no variation is detected after 900 C, while the increase of AlO/ 18 O signal ratio at 1030 and 1100 C demonstrates the increased Al incorporation into the HfO 2 charge trapping layer along the full film thickness. The diffusion phenomena are enhanced in thin films [ Fig. 2(b) , squares], also likely due to a reduced grain size in the 6 nm HfO 2 layer as shown by differences in XRD peak broadening [ Fig. 1(b) ].
Program and erase (P/E) transients are acquired for all TAHOS and reference TANOS capacitors [Figs. 3(a) and 3(b)] at gate voltages (V G ) between 12 and 20 V. Large memory windows >10 V (interesting for multilevel programming) could be achieved using large jV G j and long pulses (especially for the 16-nm-thick HfO 2 ), as well as very fast programming up to ÁV FB $ 5 V for a 100 s pulse and Fig. 3(a) ]. For a given electric field applied to the tunnel oxide (F TO ) and PDA [ Fig. 3(a) ], with increasing t HfO2 , the device speed is improved and larger flat band shifts (ÁV FB ) are achieved, demonstrating the improved trapping capability of thick films, also with respect to the reference TANOS devices. For a given F TO and t HfO2 [ Fig. 3(b) ], the programming efficiency of TAHOS stacks is slightly influenced by the PDA [except for a reduced speed at long pulse times and 1100 C PDA; but it is more evident for the 6 nm HfO 2 , inset of Fig. 3(b) ]. On the other hand, erase efficiency increases with PDAs, likely due to better Al 2 O 3 insulating properties, which limits the electron injection from the gate and/or to large current through the tunnel oxide. To better understand the trapping behavior of the fabricated HfO 2 , experimental curves are compared with the results of the electrical model for program transients developed in refs. 11 and 12 [ Fig. 3(a), dashed lines] . We note that at very large V G and long programming time (t), the program curves slightly flatten (especially in the case of thin films). This effect is due to the saturation of the available traps, 11) as demonstrated in Fig. 3(c) , which shows the simulated trapped charge distribution along the HfO 2 thickness with increasing t of the 6 nm TAHOS device (PDA of 900 C). In this respect, we modelled the trapping in the HfO 2 as a bulk effect, in agreement with previous works on CT memories. 7, 12, 13) For large t, the trapped charge clearly saturates at the value of the trap density (N T ) and this causes a slowing down of the program curves seen in Fig. 3(a) . Hence, the number of available traps is the limiting factor for the program speed at large t, and, by using N T as a fitting parameter to reproduce the programming transients of the different devices, it is possible to study the influence of PDA on the trapping properties of HfO 2 . As shown in Fig. 3(d) , the 900 C PDA curves are reproduced with constant N T ¼ 4:2 Â 10 19 cm À3 for all t HfO2 values, suggesting that HfO 2 trap concentration is not dependent on t HfO2 .
11) The extracted N T values are of the same order of magnitude as those reported in the literature for Si 3 N 4 . (Fig. 2) . Indeed the incorporation of trivalent dopant elements in HfO 2 could affect the formation of oxygen vacancies, 14) which are considered to be the defects responsible for charge trapping in HfO 2 .
15) Moreover, the observed additional dependence of N T on t HfO2 (for 1030 C PDA) could be related to the enhanced diffusion phenomena in thin films [ Fig. 2(b) ], where the Al incorporation extends to all film thicknesses. The good agreement between the model and experiments validates the assumption of a trapping in HfO 2 mainly due to a bulk effect, 7) although it is not possible to exclude the finding that the increased overall trap density in thin films could also be partly related to a larger contribution of the interfaces, where additional defect centers could be created during the diffusion phenomena.
3)
The extraction of N T by PDA at 1100 C is not illustrated in Fig. 3(d) since, for this PDA, a reliable quantitative extraction of the trap density is not possible. In fact, the noteworthy flattening of the experimental curves at large t [ Fig. 3(b) , inset] is not due to the saturation of the available HfO 2 traps only, but is also likely contributed by a large TAT through the Al 2 O 3 layer. 8) This is confirmed by the significant retention degradation with respect to devices annealed at 900 and 1030 C [ Fig. 4(a) ], and it is likely related to the observed Hf and Si diffusion into Al 2 O 3 .
All the above findings indicate that PDA at 1030 C is the best condition to achieve large P/E windows, reasonable retention, and high trap density. Moreover, retention characteristics of TAHOS stacks are promising compared with reported results on stacks incorporating HfO 2 or engineered charge trapping layers, and they improve with increasing t HfO2 , coming comparable to those of the reference TANOS for the 16-nm-thick HfO 2 [ Fig. 4(b) and inset] .
In summary, we demonstrated that the use of HfO 2 (with k value larger than Si 3 N 4 ) in a TAHOS stack allows EOT scaling and improves the program efficiency and retention of memory devices. The trapping properties of HfO 2 are investigated by means of experimental analyses and using an electrical model. The N T value in HfO 2 is in the 10 19 -10 20 cm À3 range, and it is related to film thickness and PDA temperature. Diffusion phenomena, especially for PDA > 1000 C, play a significant role in modifying N T in HfO 2 and the insulating properties of the Al 2 O 3 blocking layer. Al incorporation into HfO 2 at 1030 C increases the trap density, whereas Si and Hf diffusion into Al 2 O 3 at 1100 C lead to enhanced TAT conduction in the blocking layer, degrading retention and program efficiency. We therefore demonstrated that SiO 2 /10-16 nm HfO 2 /Al 2 O 3 stacks annealed at 1030 C represent a viable solution for improving TANOS performance with a good trade-off between the P/E window and retention. The possibility of using a single high-k layer, instead of an engineered multilayer trapping layer, is an additional advantage for ultra-scaled devices. 
